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Analysis of Class-DE PA Using MOSFET Devices
With Non-Equally Grading Coefficient
Ali Lotfi , Akihiko Katsuki , Member, IEEE, Fujio Kurokawa , Fellow, IEEE,
Hiroo Sekiya , Senior Member, IEEE, Marian K. Kazimierczuk , Fellow, IEEE,
and Frede Blaabjerg , Fellow, IEEE
Abstract— The design and analysis of a new operation-mode
of the class-DE power amplifier (PA) using two MOSFETs with
the non-equal grading coefficient is introduced. The PA uses the
optimum shunt capacitance for each MOSFET to achieve zero
voltage switching (ZVS) condition and wide range for the load-
resistance point of view. As compared with the conventional class-
DE PA, this configuration has low value of the series inductance
that is reduced the power dissipation. A design procedure with
intuitive curves is obtained that are implemented using a different
grading coefficient for two MOSFETs. These criteria prepared
an effective approach regardless of the fixed shunt capacitance
for achieving ZVS condition. The desired operation of the class-
DE PA is guaranteed by converging of design parameters and
required output power. Moreover, non-similar switches provide
reduced switch power dissipations and the number of the driving
circuit PA. The simulation and experiment results are approved
by implementing the outlined theoretical relationships for a
fabricated class-DE PA at 4-MHz switching frequency and
obtained 12.1-W output power.
Index Terms— Class-DE power amplifier, switch stress, zero
voltage switching (ZVS), zero-derivative switching (ZDS), loaded-
quality factor, high efficiency, load-resistance.
I. INTRODUCTION
THE class-DE Power Amplifier (PA) is a developed config-uration of a class-D PA topology based on the satisfaction
of the class-E nominal conditions, i.e., both zero-voltage
switching (ZVS) and zero-derivative switching (ZDS) condi-
tions simultaneously. This operation-mode is obtained using
a parallel capacitance to each switch device in the class-D
PA configuration [1]–[3]. The active device, i.e., transistor
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operation-mode with the switching characteristic makes zero-
power dissipation and theoretically 100% power conversion
efficiency. The class-DE operation-mode is one of an efficient
way to satisfy the critical requirements of high-efficiency
power amplifiers (PAs) for high-speed wireless communication
systems [4]–[6]. The energy consumption in the transmitter
is nominated by the function of the PA module. Therefore,
the class-DE PA family has been capable to create an effec-
tive design environment in high-efficiency and high-frequency
power converters. The effect of two parallel capacitances
between the drain and the source of the MOSFETs is nomi-
nated with the increment of the operating frequency [7]–[10].
The accurate tuning of parallel capacitances is the main critical
procedure to satisfy the class-E conditions. The required shunt
capacitance is achieved by adding a linear external capacitance
with two MOSFETs. On the other hand, the MOSFET drain-
source parasitic capacitance is a nonlinear element, which has
considerably valued as the operating frequency is increased.
The conventional class-DE operation-mode is designed
using two similar MOSFETs with equal grading coefficient m
of the MOSFET body junction diode [11]–[14]. In this case,
the required shunt capacitance is fixed to satisfy both ZVS
and ZDS conditions. The main design study for the class-DE
PA is done with the linear parallel capacitance using some
assumptions to obtain the circuit components value under the
fixed duty ratio 0.25 for same two switches [15]–[17]. These
design equations obtained the steady-state response for both
switch and output waveforms that are limited with the design
specifications such as dc-supply voltage, output power, and
load-resistance. However, the adjustments of design parame-
ters and optimization of components value are impossible to
obtain desired load resistance with a proper degree of the
design freedom [18]–[20]. Although these restrictions can be
solved by inserting the linear external parallel capacitance,
but this design approach needs to tune with an accurate
value of these components using a complicated procedure.
In [21] and [22], two types of the class-DE PA configuration
with a linear external and nonlinear parasitic capacitance in
parallel configuration with two same MOSFETs devices are
defined. In this configuration, the required parallel capac-
itances become considerable as the operating frequency is
raised. The parasitic capacitance has a nonlinear function in
terms of the grading coefficient m for the MOSFET body
1549-8328 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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junction diode. Therefore, several design researches have been
studied with same MOSFETs as switching device from an
equal grading coefficient m for the MOSFET body junction
diode point of view [18]–[23]. This phenomenon becomes a
determinative parameter when two MOSFETs are similar by
cumulative function for two equal grading coefficients.
The main limitation case for implementing of the clas-
sical class-DE PA is subject to restricted load-resistance.
The directly effect of the loaded-quality factor to design of
the inductor for the series-resonant filter leads to its large
value. Consequently, the power dissipation is raised con-
siderably. On the other hand, both the maximum operating
frequency and load-resistance related to output power are
determined by the required parallel capacitance, which leads
to a design forced area for using two MOFETs with a
large output capacitance and same grading coefficient m. The
charge or discharge time of the dead-time intervals for the
class-DE PA is determined by adjusting the required parallel
capacitances. This case gives high resistive power-dissipation
at high-frequency operation. Although, a one possible solution
is the variation of the input signal duty ratio [24]–[26], but
same MOSFETs required a high-quality factor that leads
to non-sinusoidal output waveform and power dissipations.
However, the outstanding advantage of the class-DE PA is the
implementation of the parasitic capacitance under ZVS and
ZDS conditions. This important specification is considerably
disturbed when two MOSFETs are same as increasing the
switching operation frequency. The ratio of the voltage across
the output inductor to the dc-supply voltage is described
in terms of the nonlinear parallel capacitance and grading
coefficient m for each MOSET. The discrete MOSFETs prod-
ucts have a fixed grading coefficient m. However, obtaining
an efficient class-DE PA operation would need a specific
MOSFET with having a required parasitic capacitance and
grading coefficient m. The combination of two MOSFETs
with a different grading coefficient m as a switching device,
prepared a widely design area to tune the required parallel
capacitance. Therefore, the theory and design approach for the
class-DE PA with a nonlinear parallel capacitance using dif-
ferent MOSFETs effectively governs the PA operation that is
unknown yet.
This paper introduced a new operation-mode for the class-
DE PA with two non-similar switching devices. The soft-
switching performance of the proposed PA with a low value
of the inductor for series resonant filter results in lower power
dissipation than the conventional one. Moreover, the imple-
mentation of the grading coefficient m of two MOSFETs
body junction diode as tuning parameter causes the absorption
of the parallel capacitance without any change in the circuit
topology.
II. PRINCIPLE OPERATION OF CIRCUIT CONFIGURATION
A. Circuit Description
The primary configuration of the class-DE PA with only
nonlinear parallel capacitance with switching devices depicted
in Fig. 1. To obtain the theoretical operation of the PA, it is
assumed that the class-E ZVS and ZDS conditions for switch
Fig. 1. Class-DE PA arrangement with a nonlinear parallel capacitance.
(a) Basic circuit topology. (b) Idealized equivalent circuit.
Fig. 2. Class-DE PA operation mode for each interval. (a) 0 ≤ θ < π/2.
(b) π/2 ≤ θ < π . (c) π ≤ θ < 3π/2. (d) 3π/2 ≤ θ < 2π .
S1 and S2 at the switching instant are satisfied as
vs1(2π) = 0, dvs1 (θ)
dθ
∣
∣
∣
∣
θ=2π
= 0, (1)
vs2(π) = 0, dvs2 (θ)
dθ
∣
∣
∣
∣
θ=π
= 0, (2)
where vs1 and vs2 denote the switch voltage for S1 and S2,
respectively. Also, the elements of the circuit are dc-supply
voltage VDD, a series resonant-filter L-C, and a load-
network R. Two non-similar MOSFETs with non-equal
grading coefficient m are implemented as the switching
elements while only nonlinear parallel parasitic capacitances
a Cs1 and Cs2. Note that the duty ratio of the class-DE
PA operation is 0.25. All switching and passive compo-
nents are assumed as zero-parasitic resistances. Therefore, the
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
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Fig. 3. Operation-mode waveforms of the class-DE PA, Q1 and Q2 are the
input signals for the control of S1 and S2, respectively.
equivalent circuit operation is obtained as depicted in Fig. 1(b).
The circuit schematic operation-modes and waveforms of the
class-DE PA are depicted in Fig. 2 and 3, respectively.
The class-DE PA operates in four modes, and the equivalent
circuit for each operating mode is shown in Fig. 2. The steady-
state analysis is performed in the interval 0 ≤ θ < 2π .
The general expression between the dc-supply voltage and
switching voltage is
vs1(θ)
VDD
= 1 − vs2(θ)
VDD
. (3)
1) Mode [0, π/2): This operation mode is shown
in Fig. 2(a). This mode is started from θ = 0 by turning
the switch S1 on and turning the switch S2 off. The switch
voltages in this interval are in fixed values as
vs1(θ) = 0, and vs2(θ) = VDD. (4)
Due to the constant value of two switches voltage, the current
through the shunt capacitances and S2 is
iCs1(θ) = iCs2(θ) = iS2(θ) = 0. (5)
Generally, the loaded quality factor for the output resonant
filter can be determined as
Q = ωL
R
, (6)
TABLE I
PARAMETERS OF THE POWER MOSFETS
The loaded quality factor in (6) is assumed to be high enough,
and the output current is purely sinusoidal that is expressed as
io(θ) = Im sin(θ + ϕ) = Vm
R
sin(θ + ϕ), (7)
It can be concluded from (5) and (7) that the switching current
in S1 is given by
is1(θ) = −Im sin(θ + ϕ). (8)
The slope of the switch voltage vs1 at dead-time intervals is
expressed as
dvs1(θ)
dθ
= − Im sin(θ + ϕ)
ω (Cds1 + Cds2) . (9)
where Cds1 and Cds2 are expressed as
Cds1 = C j01(
1 + vs1Vbi1
)m1 =
C j01
(
1 + VDD−vs2Vbi1
)m1 , (10)
and
Cds2 = C j02(
1 + vs2Vbi2
)m2 =
C j02
(
1 + VDD−vs1Vbi2
)m2 , (11)
respectively. In (10) and (11), Vbi is the built-in potential,
whose typical value is in the region from 0.5 to 0.9 V for
silicon MOSFETs, vs is the voltage between the drain and
source, C j0 is the junction capacitance at vs = 0, and m is
the grading coefficient of a body junction diode. This analysis
is performed with only MOSFET nonlinear drain-source par-
asitic capacitance as parallel capacitances for two non-similar
switches. The output capacitances of three MOSFETs are
plotted in Fig. 4 in terms of the switching voltage normalized
by the dc-supply voltage. It can be seen from this figure that
the value of capacitance depends on the grading coefficient
m where the choice of each switch infused this parameter.
As it can be realized from (9), the total of Cds1 and Cds2
individualized the slope of the switch voltage. Three types
of power MOSFETs with distinguished different parameters
are summarized in Table I [27], [28], to perceive non-similar
switching devices in the proposed class-DE PA operation.
The summarized output capacitance with the combination
of each type of MOSFET is depicted in Fig. 5. It can be
observed that the total required parallel capacitance can be
tuned by varying of the grading coefficient m. In the similar
two switches case, the total parallel capacitance is decreased
as the increment of the grading coefficient. On the other
hand, in non-similar case, this value can be adjusted by the
combination of each type of MOSFETs without any external
circuit tuning. Moreover, the value of this capacitance is
considerably increased. This case proved the effectiveness of
this approach and the analytical expression relationships.
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
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Fig. 4. The normalized drain-source capacitance Cds1/C j01 (sold-line) and
Cds2/C j02 (dash-line) on terms of the normalized switch voltage vs1/VDD
for VDD = 20V with m = 0.0682, 0.3 and 0.5.
Fig. 5. The total normalized drain-source capacitance Cds1/C j01 +
Cds2/C j02 in terms of the normalized switch voltage vs1/VDD for VDD =
20V for two different switches, similar switches and linear capacitance m = 0.
From (4) and the class-E ZDS condition for vS1 in (1),
two values for ϕ is obtained as 0 and π . The amplitude of
the output current Im is consider as positive values, which is
given as
ϕ = π. (12)
2) Mode[π/2, π): At this mode, the voltage across the
switch S1 reaches VDD and the switch S2 becomes zero. Two
switches are in the off-state, and currents through switches are
determined as
is1(θ) = is2(θ) = 0. (13)
From (9), (12) and vs2 (θ = π/2) = VDD, the integrally
relationship for the current is
ω
∫ vs2
VDD
(
C j01
(
1 + VDD−v ′s2Vbi1
)m1 +
C j02
(
1 + v ′s2Vbi2
)m2 )dv
′
s2 =
−
∫ θ
π
2
Im sin(θ
′)dθ ′. (14)
The solution of (14) is derived as
− Vbi1ωC j01
1 − m1
[(
1 + VDD − vs2
Vbi1
)1−m1
− 1
]
+ Vbi2ωC j02
1 − m2
×
[(
1 + vs2
Vbi2
)1−m2
−
(
1 + VDD
Vbi2
)1−m2]
= Im cos(θ)
(15)
Applying vs2(π) = 0 to (15), the amplitude of output current
can be calculated as
Im = Vbi1ωC j01
1 − m1
{[(
1 + VDD
Vbi1
)1−m1
− 1
]
− Vbi2
Vbi1
1 − m1
1 − m2
C j02
C j01
[
1 −
(
1 + VDD
Vbi2
)1−m2]}
. (16)
By substituting (16) into (15), we have
[(
1 + vs1
VDD
VDD
Vbi1
)1−m1
− 1
]
− Vbi2
Vbi1
1 − m1
1 − m2
× C j02
C j01
×
[(
1+ VDD
Vbi2
− vs1
VDD
VDD
Vbi2
)1−m2
−
(
1+ VDD
Vbi2
)1−m2]
+
⎧
⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎩
[(
1 + VDD
Vbi1
)1−m1
− 1
]
− Vbi2
Vbi1
1 − m1
1 − m2 ×
C j02
C j01
×
[
1 −
(
1 + VDD
Vbi2
)1−m2]
⎫
⎪⎪⎪⎪⎬
⎪⎪⎪⎪⎭
cos(θ)=0.
(17)
3) Mode[π, 3π/2): During this mode, the switch S2 is in
the on-state. The average value of the supply current flowing
from the dc-voltage source VDD is the dc-supply current IDD
that is analytically obtained from
ID = 1
2π
∫ 2π
0
{
is2(θ
′) + iCs2(θ ′)
}
dθ ′ = 1
2π
∫ 2π
0
is2(θ
′)dθ ′
= 1
2π
∫ 3π/2
π
is2(θ
′)dθ ′ = 1
2π
∫ 3π/2
π
Im sin(θ ′)dθ ′ = Im
2π
.
(18)
By substituting (15) into (18), the dc-supply current can be
written as
IDD = Vbi1ωC j01
2π (1 − m1) ×
〈(
1 + VDD
Vbi1
)1−m1
− 1
− Vbi2
Vbi1
1 − m1
1 − m2
C j02
C j01
[
1 −
(
1 + VDD
Vbi2
)1−m2]〉
. (19)
4) Mode [3π/2, 2π): This mode begins with the turning
S2 off. By this state, the switch S1 voltage reached from zero
to the dc-supply voltage value. Since the parallel capacitor of
the switch S1 is charged, the accurate tuning of this capacitor
is very important for obtaining the maximum operating fre-
quency. The next cycle of class-DE operation is started when
the first switch voltage becomes zero.
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
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Fig. 6. ωC j01 R in terms of normalized dc-supply voltage VDD/Vbi .
III. POWER CONVERSION CONSIDERATIONS
The output power Pout is obtained from (16) as
Pout = RI
2
m
2
= R
2
(
Vbi1ωC j01
1 − m1
)2
×
{[(
1+ VDD
Vbi1
)1−m1
−1
]
− Vbi2
Vbi1
1 − m1
1 − m2
C j02
C j01
[
1 −
(
1 + VDD
Vbi2
)1−m2]}2
.
(20)
The dc-supply power Pin from (18) and (19) is
Pin = VDD IDD = VDDVbi1ωC j01
2π (1 − m1)
{[(
1+ VDD
Vbi1
)1−m1
−1
]
− Vbi2
Vbi1
1 − m1
1 − m2
C j02
C j01
[
1−
(
1 + VDD
Vbi2
)1−m2]}
. (21)
Based on no parasitic resistance assumption, the power loss
in the circuit is zero that it can be performed 100% power
conversion efficiency. Therefore, Pin input power is equal to
Pout output power, which is expressed as
ωRC j01 = VDD
Vbi1
(1 − m1)
π
×
{[(
1+ VDD
Vbi1
)1−m1
−1
]
− Vbi2
Vbi1
1−m1
1−m2
C j02
C j01
×
[
1−
(
1+ VDD
Vbi2
)1−m2]}−1
. (22)
Fig. 6 depicts ωC j01 R in terms of the dc-supply voltage
for the combination of difference MOSFETs and the linear
parallel capacitance m = 0 case. The dc-supply voltage is quite
important for power consumption calculation and the switch
device selection for the allowable peak switch voltage of the
MOSFET point of view. This graph illustrates the value of the
load-resistance with non-similar MOSFET is higher than that
with similar MOSFET. With regards to the increment of the
dc-supply voltage, the value of m is an adjustment variable to
control of power dissipations with the desired load-resistance.
The voltage vL (θ) across the resonant inductance L is
expressed as
vL (θ) = VL (− cos θ) , (23)
Fig. 7. The normalized across the resonant inductance L with VDD in terms
of normalized switch-voltage.
where VL is
VL = ωL Im . (24)
On the other hand, from (12) and (23), the output voltage
vo (θ) is
vo (θ) = Vm (− sin θ) , (25)
where VL is
Vm = RIm . (26)
From (24) and (25) we have
VL
Vm
= ωL
R
. (27)
From the Fourier analysis, the magnitude of VL normalized
with respect to the dc-supply voltage, i.e., VDD is obtained as
VL
VDD
= 1
π
∫ 2π
0
vs1
VDD
(
θ ′
) (− cos θ ′) dθ ′. (28)
It is seen from (28) that it is obtained in terms of (1 − m2)/
(1 − m1), VDD/Vbi1, VDD/Vbi2, Vbi2/Vbi1 and C j02/C j01,
which is a complex integrally equation. This cannot be solved
using the analytically method, which has a numerically solu-
tion. Therefore, the analytical expression for A(VDD, Vbi1,
Vbi2, m1, m2, C j01, C j02) is expressed as
A
(
VDD, Vbi1, Vbi2, m1, m2, C j01, C j02
)
=
∫ 2π
0
vs1
VDD
(
θ ′
) (− cos θ ′) dθ ′ = πVL
VDD
(29)
Fig. 7 shows the normalized voltage across the series inductor
with respect to the dc-supply voltage. It can be seen that this
voltage is increased with the combination of difference grading
coefficient m of the switch device for both nonlinear parallel
capacitance and linear one. The discursive performance proved
the wide design range to appear the voltage across the series
inductor for reducing of power dissipations that was to be
neglected to do factuality in a previously analysis.
From (18) and (19), the relation between the dc-supply
voltage and the amplitude of the output voltage is obtained as
Vm
VDD
= 1
π
. (30)
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
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Fig. 8. The normalized switch voltage vs1/VDD for two different MOSFETs
with non-equal grading coefficient of a body junction diode.
Therefore, the output power is
Pout = Vm Im
2
= V
2
m
2R
= V
2
DD
2π2 R
. (31)
By equating two sides of (21) and (30), we have
ωR
VDDVbi1C j01
2 (1 − m1)
{[(
1 + VDD
Vbi1
)1−m1
− 1
]
− Vbi2
Vbi1
1−m1
1−m2
C j02
C j01
[
1 −
(
1+ VDD
Vbi2
)1−m2]}
= 1
2π
(32)
From (32), the equivalent linear capacitance of the nonlinear
MOSFET drain-source parasitic capacitance is obtained to
satisfy the class-E ZVS and ZDS conditions with non-similar
MOSFETs, which is expressed as
Ceq = VDDVbi1C j01
2 (1 − m1) ×
{[(
1 + VDD
Vbi1
)1−m1
− 1
]
− Vbi2
Vbi1
1 − m1
1 − m2
C j02
C j01
[
1 −
(
1 + VDD
Vbi2
)1−m2]}
(33)
It can be concluded from (33) that the equivalent capaci-
tance is depended on the intrinsically characteristics of each
type of MOSFETs. When in the non-similar switches, two
switches are soft to actualize ZVS, while in the similar case,
this condition is restricted.
As shown in Fig. 8, the switch-voltage waveform with the
two different types of MOSFETs is considerably distinguished
from the similar two MOSFETs case. It can be concluded that
the slope of switch voltage is increased while this difference
become more considerable with the increment of the grad-
ing coefficient m of two MOSFETs. In similar-switch case,
the satisfaction of ZVS condition is deviated due to affect of
grading coefficient m. Moreover, non-similar switches provide
reduced switch power dissipations and the number of the
driving circuit and increasing the stability of PA. These are
a major result and reason to perform the analysis in this new
topology.
IV. GUIDELINE RELATIONSHIPS FOR ELEMENTS VALUE
As can be concluded from (22), the maximum operation
frequency f = fmax is expressed as
fmax = VDD
Vbi1
(1 − m1)
2π2 RC j01
×
{[(
1 + VDD
Vbi1
)1−m1
− 1
]
− Vbi2
Vbi1
1 − m1
1 − m2
C j02
C j01
[
1 −
(
1 + VDD
Vbi2
)1−m2]}−1
. (34)
The response of (34) is depicted in Fig. 6. It is shown
while the grading coefficient m is equal for two switches the
maximum frequency is lower than when are similar. Therefore,
this case gives wide design range to operate the class-DE PA
with the desired operation frequency as design specification.
The load resistance can be calculated from (31) and (22) as
R = V
2
DD
2π2 Pout
= VDD
Vbi1
(1−m1)
2π2 f C j01
×
{[(
1+ VDD
Vbi1
)1−m1
−1
]
− Vbi2
Vbi1
1 − m1
1 − m2
C j02
C j01
[
1 −
(
1 + VDD
Vbi2
)1−m2]}−1
. (35)
The definition of the loaded quality factor Q is used to
calculate the total value for the inductor in the series load
network as
L = Q R
ω
= Q R
2π f
. (36)
By substituting (30) and (29) into (27), we have
Lr = AR
2π f
. (37)
The value of Lx is the subtracted (37) from (36) results that
is obtained as
Lx = L − Lr = (Q − A) R
2π f
. (38)
As given in Fig. 1, the series load network operates in the
resonant mode as
f = 1
2π
√
LC
. (39)
Therefore, from (38) and (39), the value of capacitance in
the series load network can be written by
C = 1
2π f (Q − A) R . (40)
Fig. 9 plots the value of capacitance C0 in the series load
network as a function of the loaded quality factor Q. It is seen
from this figure that the required value of C0 is decreased in
two same switches case while higher grading coefficient m are
used. On the other hand, the combination of two non-similar
MOSFETs with difference m prepared a design range to adjust
the value of C0 for reducing of the out power dissipations.
Fig. 10 shows how C j0 changes with Q. The variation of
C j0 with sets of the grading coefficient m in terms of the
quality factor Q prepared a design adjustment parameter to
be done the tune of class-DE PA for satisfying both Q and m
simultaneously. It can be concluded from Figs. 9 and 10
that lowering the grading coefficient m for a given capacitor
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
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Fig. 9. The ratio of output capacitance C0 in terms of the loaded-quality
factor Q.
Fig. 10. The ratio of output capacitance C j0 in terms of the loaded-quality
factor Q.
and minimizes the reduction quality factor and the output
capacitance drop, respectively, while maximizing the total ratio
of output C j0.
V. EXPERIMENTAL VERIFICATION
The justification of theoretical analysis for the proposed
class-DE PA with two non-similar MOSFETs as switching
elements is designed and implemented with a prototype circuit
in operating frequency f = 4 MHz, output power Po =
11.5 W, loaded quality factor Q = 10, and the dc-supply
voltage VDD = 40 V. Fig. 11 shows the normalized Po in
terms of VDD/2π2 f for four combinations of non-similar two
types of MOSFETs with different grading coefficient m and
similar ones that is obtained from (35). It can be seen from
these plots that only the combination two grading coefficient
as m = 0.0682 and 0.5 satisfied the given design parameters
such as output power and dc-supply voltage simultaneously.
Therefore, IRF530 and 2SK2504 are selected as the switch
S1 and S2, respectively. From Table I the built-in potential
for two MOSFETs is specified as Vbi = 0.8. Consequently,
we had VDD/Vbi1 = 50. From (22), we obtained ωC j01 R =
3.796. Hence, the load resistance is 1.76 .
Following the design equations in Section IV, the pas-
sive components are obtained as introduced in Table II.
Fig. 11. Po in terms of VDD/2π
2 f for four combinations of MOSFETs and
linear parallel capacitance m = 0.
TABLE II
COMPONENT LIST AND PERFORMANCE DESCRIPTION FOR THE CIRCUIT
DESIGN EXAMPLE: THEORETICAL, PSPICE, AND MEASUREMENTS
Fig. 12. The photograph of the fabricated proposed class-DE PA with two
MOSFETs as IRF530 and 2SK2504.
Fig. 12 shows the photograph of the fabricated class-DE PA.
The voltage and current of the implemented class-DE PA are
measured by a 34401A Digital Multimeter, which is used for
the power losses measurements in all passive components.
Figure 13 presents the waveforms obtained from theoretical
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Fig. 13. Input, switching and output waveforms of the implemented class-DE
PA. (a) Theoretical (dash-line), Simulation (solid-line). (b) Experimental.
expressions, PSpice simulations, and circuit experiments for
the circuit design example, which indicate the validity of the
analytical expressions. The input square waveform is generated
by a function generator Stanford Research DS345 with the
amplitude of 5 V and 0 V offsets at operating frequency as
4 MHz. The power gain is calculated by
G = 10 log10
(
Po
Pin
)
, (41)
where Pin and Pout are the input and output power, respec-
tively. Also, the total harmonic distortion (THD) is
THD =
√
∞∑
n=2
V2on
Vo1
, (42)
where Von is a root-mean-square value of the nth harmonic
in the output voltage vo. Table II gives the measurement
summarized results along with the PSpice-simulation and the
theoretical predictions for the circuit design example. The
steady-state switch voltage across S1 and S2 equals to near
40 V that matches with above the initiated design parameters.
As it can be observed, two switch devices satisfied ZVS and
ZDS conditions simultaneously. The obtained measured output
power is 12.1 W while the efficiency of the implemented
prototype under different switches is 95.1 %. The vital case
in the power dissipation in each switch element occurred
due to the overlap between the current through the parallel
capacitance and the switch-voltage as predicated in Fig. 3. The
non-similar switch makes the switch-voltage up and reduced
the power dissipations as observed in Fig. 13. The utilization
of peak switch-voltage is used to reduce the conduction loss
in the required output power.
Fig. 14 shows the measured output power (dBm) and
gain (dB) in terms of the input power (dBm) for the imple-
mented class-DE PA along with simulated output power and
Fig. 14. The simulated and measured results of output power (dBm) and
gain (dB) in terms of input power (dBm) for the implemented class-DE PA,
and simulation results for two conventional class-DE PAs with two similar
switch devices.
Fig. 15. Power-loss breakdown at output power 12.1 W and dc-supply
voltage 40 V.
gain results for two similar switches device. The proposed
class-DE PA with 10 dBm input power exploits 30 dB gain and
12.1 W output power, whereas the conventional class-DE PA
with two similar switch devices as IRF530 and 2SK2504 pro-
vide 14 dB and 11 dB gain, respectively. Fig. 15 shows
the power-loss breakdown simulated and measured results
for the proposed class-DE PA along with simulations of
the conventional class-DE PA with similar two MOSFETs.
It is seen that the largest power loss is occurred in the
gate drive, which is decreased by applying two non-similar
MOSFETs. Furthermore, the power loss in two switches is
34% lower than that with similar switches such as IRF530. The
closely match between the analytically steady-state operation
in section III and practically implementation can be observed.
In addition, the proposed class-DE PA is considerably suitable
for a wide-range of load-network implementations because
they can operate in combinations of each non-similar switch
with different grading coefficient mode.
VI. CONCLUSION
The non-similar switch devices in the class-DE PA config-
uration introduce a novel operation-mode. This mode makes
an independent design area for load-network elements from
the loaded-quality factor. It is found that the total parallel
nonlinear capacitance variation can be retaliated by enforcing
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the grading coefficient of a MOSFET body junction diode
from the conventional approach. Besides, with the theoretical
of the operation mode of the proposed class-DE PA, it is
observed that two switches can achieve ZVS and ZVD at
a specified load range using adequate the energy stored in
the series inductor. Most importantly, the operation-mode of
class-DE PA can reach the desired output power along with
dc-supply voltage and operating frequency simultaneously
without any auxiliary circuit. The verification of analysis and
the effectiveness of the proposed class-DE PA is proved with
laboratory results of fabricated 12.1W prototype circuit.
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